10/726,326

 (Currently Amended) An integrated circuit structure comprising: first-type transistors and second-type transistors formed on a same substrate, wherein said first-type transistors and said second-type transistors each comprise:

a gate conductors conductor over channel regions in said substrate; sidewall spacers adjacent said gate conductors conductor;

source and drain extensions on opposite sides of said channel regions, wherein said sidewall spacers are larger in said first-type transistors than in said second-type transistors; and

silicide regions between portions of said sidewall spacers and said substrate, wherein said silicide regions are larger in said first-type transistors than in said second-type transistors.

- 2. (Original) The integrated circuit structure in claim 1, wherein said source and drain extensions are spaced further from said channel regions in said first-type transistors than in said second-type transistors.
- 3. (Canceled).
- 4. (Original) The integrated circuit structure in claim 1, wherein said sidewall spacers include oxide liners, and

wherein said oxide liners are thicker in said first-type transistors than in said second-type transistors.

5. (Original) The integrated circuit structure in claim 1, wherein said sidewall spacers comprise multiple-layer sidewall spacers, and

wherein said sidewall spacers in said first-type transistors have more sidewall spacer layers than in said second-type transistors.

10/726,326

- 6. (Original) The integrated circuit structure in claim 1, wherein said first-type transistors have different performance characteristics than said second-type transistors.
- 7. (Original) The integrated circuit structure in claim 1, wherein source and drain extensions in said first-type transistors are made of a different material than in said second-type transistors.
- (Currently Amended) An integrated circuit structure comprising:
 P-type field effect transistors (PFETs) and N-type field effect transistors (NFETs) transistors formed on a same substrate.

wherein said PFETs and said NFETs each comprise:

a gate conductors conductor over channel regions in said substrate; sidewall spacers adjacent said gate conductors conductor; source and drain extensions on opposite sides of said channel regions, wherein

source and drain extensions on opposite sides of said channel regions, wherein said sidewall spacers are larger in said PFETs than in said NFETs; and

silicide regions between portions of said sidewall spacers and said substrate, wherein said silicide regions are larger in said PFETs than in said NFETs.

- (Original) The integrated circuit structure in claim 8, wherein said source and drain extensions are spaced further from said channel regions in said PFETs than in said NFETs.
- 10. (Canceled).
- 11. (Original) The integrated circuit structure in claim 8, wherein said sidewall spacers include oxide liners, and

wherein said oxide liners are thicker in said PFETs than in said NFETs.

10/726,326

12. (Original) The integrated circuit structure in claim 8, wherein said sidewall spacers comprise multiple-layer sidewall spacers, and

wherein said sidewall spacers in said PFETs have more sidewall spacer layers than in said NFETs.

- 13. (Original) The integrated circuit structure in claim 8, wherein said PFETs have different performance characteristics than said NFETs.
- 14. (Original) The integrated circuit structure in claim 8, wherein source and drain extensions in said PFETs are made of a different material than in said NFETs.

15-28 (Canceled).

29. (Currently Amended) An integrated circuit structure comprising: first-type transistors and second-type transistors formed on a same substrate, wherein said first-type transistors and said second-type transistors each comprise:

<u>a</u> gate <u>conductors</u> <u>conductor</u> over channel regions in said substrate; sidewall spacers adjacent said gate <u>conductors</u> <u>conductor</u>; source and drain extensions on opposite sides of said channel regions, and silicide regions between portions of said sidewall spacers and said substrate,

wherein said silicide regions are larger in said first-type transistors than in said second-type transistors,

wherein said sidewall spacers include oxide liners, and

wherein a <u>difference in</u> size of said silicide regions <u>between said first-type transistors and</u> said second-type transistors corresponds to <u>modulated by</u> a <u>difference in</u> thickness of said oxide liners <u>between said first-type transistors</u> and said second-type transistors.

4105731124

10/726,326

- 30. (Previously Presented) The integrated circuit structure in claim 29, wherein said source and drain extensions are spaced further from said channel regions in said first-type transistors than in said second-type transistors.
- 31. (Previously Presented) The integrated circuit structure in claim 29, wherein said sidewall spacers comprise multiple-layer sidewall spacers, and

wherein said sidewall spacers in said first-type transistors have more sidewall spacer layers than in said second-type transistors.

- 32. (Previously Presented) The integrated circuit structure in claim 29, wherein said first-type transistors have different performance characteristics than said second-type transistors.
- 33. (Previously Presented) The integrated circuit structure in claim 29, wherein source and drain extensions in said first-type transistors are made of a different material than in said second-type transistors.